The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A FPGA-under-test has to be configured before it is tested. However, traditional configuration for a FPGA-under-test is time consuming due to the fact that the configuration has to be conducted manually many times until each resource of FPGA is not left behind. Automatic configuration generation for a FPGA-under-test implemented by an in-house SOC co-verification technology based FPGA functional test...
Traditionally, each time a new finite impulse response (FIR) filter is required to design, a new algorithm have to be developed specially for the FIR filter. Furthermore, corresponding hardware architecture must be designed specially to meet the requirement of the FIR specifications. An arithmetic logic unit (ALU) based universal FIR filter suitable for implementation in field programmable gate arrays...
Field programmable gate arrays (FPGAs) have wide and extensive applications in many areas. Due to programmable feature of FPGAs, faults of FPGAs can be easily tolerated if fault sites can be located. A hardware/software (HW/SW) co- verification technique for FPGA test is proposed and presented in the paper. Taking advantage of flexibility and observability of software in conjunction with high-speed...
Test for a FPGA is supposed to consist of two steps, namely configuration and fault scan. The process of configuration and fault scan is required to be repeated many times before all resources of a FPGA-under-test are covered. Traditional test schemes for a FPGA-under-test involve a large amount of manual work. An automatic test approach for a FPGA-under-test implemented by an in-house SOC co-verification...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.