The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper deals with the design and analysis of CMRR of Electrocardiogram (ECG) amplifier at different W/L of CMOS and Vdd. ECG measurement setup consists of electrodes to measure the ECG signal from the human body, an analog front end (AFE) amplifier that amplifies the ECG signal, analog to digital converter (ADC) for digitizing the analog ECG signal, and a display device to monitor the patient's...
It is essential to scale voltage to the lowest possible value to get maximum power saving while ensuring correct write operation in SRAMs. Writing on the bit-cell becomes tough as one moves to low periphery and array voltages. In some design cases the array voltage is kept 30 to 40 % higher than the periphery voltage or the word-line is lowered for read assist [1], deteriorating the write margin further...
Abstract-In this paper we have presented two different designs for 8-bit comparator, one is conventional comparator and other is low power comparator. First of all we have designed conventional comparator and using this 8 bit comparator is implemented. The circuit produces 2 output X and Y. X is active when A>B, X is not active when A<B or A=B. Y is active when A=B, otherwise...
This paper deals with the design and analysis of 1Kb 6-T Static Random Access Memory (SRAM) at 180nm, focusing on optimizing power and delay. This paper contains two types of architecture to design SRAM, one is bank partitioning architecture and other is matrix array. In memory bank architecture SRAM is divided into 4 blocks with each block having equal capacity of 256b. Memory bank is selected using...
This paper deals with the design and analysis of 1Kb Static Random Access Memory (SRAM) at 180nm, focusing on optimizing power and delay. The entire SRAM can be divided into 4 blocks with each block having equal capacity of 256b. The key of low power operation in the SRAM is to reduce the wordline capacitance. The sense amplifier is placed below the column decoder circuit. Here only one sense amplifier...
The most important logic unit in asynchronous circuit is null conventional logic unit. A new technology called semi-static threshold gate is used for realization of null conventional logic unit. In this paper TH23 NCL gate is designed in both semi-static and static style. These are implemented in tsmc 180nm process with minimum 1.8V power supply. Power analysis is performed for both type of style...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.