The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With the advance of VLSI technology, power consumption of chips has become a major concern in the state of art CMOS circuits design. Among all kinds of previous power analysis methods, the gate-level power analysis can give a relatively accurate result and has been commonly used. However, the simulation speed is very low due to large amount switching activity records for all gate-level cells. In this...
To improve the DPA resistance of cryptographic device in intellectual cards, a power analysis platform is constructed for AES. After analyzed the AES encrypt process, a MASK circuit, disturbance circuit for clock and disturbance circuit for power are designed and implemented in an AES coprocessor of ZTEIC Corporation's intellectual card. The AES coprocessor can process data with 900 Mbps at 100 MHz...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.