The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Thermal issue is one of the major challenges in the research field of three-dimensional (3D) IC. Network-on-Chip (NoC) has been viewed as a practical communication infrastructure in 3D IC. In this paper, we proposed an adaptive routing algorithm, Traffic- and Throttling-Awareness Routing (TTAR), to address the traffic congestion due to throttling of transient-temperature control. TTAR can balance...
The resource locating efficiency is the core issue of P2P systems. The unstructured P2P systems adopt the flooding mechanism, which causes huge network burden. The Structured P2P systems, however, employs routing based on DHT, which results in an expensive topology maintenance. This paper will propose a semi-construct P2P model. Based on the research of the small world theory, this model combines...
Three dimensional integrated circuits (3D ICs) are currently being developed to improve existing 2D designs by providing smaller chip areas and higher performance and lower power consumption. However, before 3D ICs become a viable technology, the 3D design space needs to be fully explored and 3D EDA tools need to be developed. To help explore the 3D design space and help fill the need for 3D EDA tools,...
As technology advances, the voltage (IR) drop in the power/ground (P/G) network becomes a serious problem in modern IC design. The P/G network co-design with floorplan can improve the power design quality. Different with traditional approaches which analyze P/G network during the floorplanning iterations, in this paper, an efficient pattern selection method is used to provide gradient information...
A new architecture for network on chip (NOC) called Mesh-Tree and its deterministic algorithm has been presented. In this paper, we present an adaptive deadlock-free router. A Mesh-Tree is a multilayered, 3D, pyramidal architecture. Each layer is a mesh and trees are used to connect adjacent layers. This architecture is good for broadcasting and high speed communications. The simulation results show...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.