The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We propose a new approach to an on-chip clock distribution scheme. It is based on distributed multi-GHz LC-tank oscillators generating local clocks. The oscillators are mutually coupled to align their frequencies and are further subharmonically injection-locked to a much lower frequency reference to align their phases. The final phase calibration is via adjusting their self-resonant frequencies. We...
Typically, the circuit realization of synchronization is to impose an external signal which is periodic on the response system. Herein we propose a novel study which is different from the previous methods using feedback to achieve synchronization. Our work is to make the individual inductance of two Chua's circuit systems produce mutual inductance effect, and achieve bidirectional coupling of two...
In this work we present experimental observation of self-mixing laser Doppler velocimetry (LDV) with laser-diode-pumped single-mode microchip Nd:YAG laser. The temporal waveforms are detected by oscilloscope, and proceed with Fourier transform spectrum analysis and local maximum analysis. The result displays the period transformation of intensity fluctuation which is observed via spectrum analysis...
We propose a new transmitter architecture for ultra-low power radios in which the most energy-hungry RF circuits operate at a supply just above a threshold voltage of CMOS transistors. An all-digital PLL employs a digitally controlled oscillator with switching current sources to reduce supply voltage and power without sacrificing its startup margin. It also reduces 1/f noise and supply pushing, thus...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.