The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we propose a full-duplex denoise-and-forward two-way relaying (FDNF-TWR) scheme with differential binary phase-shift keying (DBPSK) modulation, which do not need instantaneous channel state information. In the proposed scheme, two full-duplex source nodes exchange their information with the help of one full-duplex relay node. A non-coherent relay decoder takes the residual self-interference...
This paper focuses on two-way relaying (TWR) system, where two source nodes exchange information with each other simultaneously via the relay node. We proposes a denoise-and-forward two-way relaying (DNF-TWR) scheme using non-coherent multiple differential phase-shift keying (M-DPSK) modulation when the channel state information (CSI) is unknown. Firstly, we design the denoising mapping function at...
In this paper, the performance of state of the art decoding methods of polar codes, such as the SC (Successive Cancellation), BP (belief propagation), LP (Linear Programming), LSC(List Successive Cancellation) and ML(Maximum Likelihood) decoding, over different binary-input discrete memoryless channels (B-DMCs) are presented. Simulation results indicate that decoding algorithms of polar codes have...
In this paper, a simplified partially parallel decoder architectural based on field programmable gate array (FPGA) devices for Digital Video Broadcasting-Satellite 2 low-density parity-check(DVB-S2-LDPC) codes has been presented. We introduce the current research status about decoder design for LDPC code and described the motivation of this paper in the first part. Then, we present the simulating...
The Turbo-decoding Message-passing (TDMP) algorithm of Low-Density Parity-Check (LDPC) codes has a faster convergence speed, lower hardware implementation complexity, and less storage units than the Belief-Passing (BP) algorithms. However, because of the integer quantization operations for initial information, restriction of storage units will cause the problem of decoding information overflowing...
Space-time block codes from orthogonal designs have two advantages, namely, fast maximum-likelihood (ML) decoding and full diversity. Complex orthogonal designs of maximum possible rate of full, 3/4, and 3/4 have been presented for two, three, and four transmit antennas respectively. For five, six, seven and eight transmit antennas, four generalized complex orthogonal space-time block codes of rates...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.