The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In a cell recording system, characteristics of the cell and microelectrode array (MEA) interface impose challenging requirements on the design of front-end amplifier with regard to input-referred noise, linearity, dynamic range (DR), input impedance, pitch size and differential electrode offset (DEO) cancellation. Previous front-end amplifier designs for cell recording demonstrated 2~7 ??Vrms input...
Switched-current (SI) analog-to-digital converters (ADCs) are desirable for biomedical applications. Until now, SI ADCs are lacking effective and systematic computer-aided analysis and design (CAD) tools, particularly for noise. In this paper, models for different SI multiplying-digital-to-analog-converter (MDAC) designs are analytically derived, with the inclusion of distortion and noise. The models...
In this paper, a micropower current sample-and-hold front-end is designed for weak current bio-medical applications in a 0.35-mum standard CMOS process. The design reduces the distortion of the current-mode sample-and-hold stage by exploiting the exponential I-V relationship of weakly-inverted MOS transistors. The design and optimization process for the stage is introduced in the paper. With the optimized...
In this paper, a micropower current sample- and-hold front-end is designed for weak current bio-medical applications in a 0.35-mum standard CMOS process. The design reduces the distortion of the current-mode sample-and-hold stage by exploiting the exponential I-V relationship of weakly-inverted MOS transistors. The design and optimization process for the stage is introduced in the paper. With the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.