The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper introduces a low cost receiver for wind velocity measurement using FPGA with multiple ultrasonic transceivers. Wind speed is derived from the time taken by ultrasonic sound to travel between an ultrasonic transmitter and receiver. The receiver section of ultrasonic anemometer acquires the data for time of flight calculation from transmitter section and wind velocity is calculated. Ultrasonic...
Most of the systems rely on Fiber Channel link to stream large volumes of varied data at high speed and low latency. Due to the critical nature of these systems, verifying the data flow in the network is vital and hence avoiding transfer of deluding or false data that may prompt hazardous conditions in the system. This paper describes a design for a custom made protocol analyzer that receives, decodes,...
The rooftop solar power generation systems with Solar Energy Meter (SEM) is implemented to satisfy the increasing demand for electricity. Gross Energy Meter (GEM) and Net Energy Meter (NEM) are the two types of solar meter where unidirectional Gross Energy Meter is already in use. This paper highlights the design of bidirectional Net Energy Meter which is programmed in FPGA for Microgrid with multiple...
High performance graphics processing is a challenging task in embedded system domain. Field Programmable Gate Array (FPGA) attracts a great interest in building Graphics Processing Unit (GPU) framework on its platform due to its feasibility and configurable resources. This paper provides design perspectives of GPU framework and its building blocks to realize GPU functionality on FPGA to draw base...
Ethernet is the most commonly used LAN technology and popularly used since few decades due to its low cost and high speed. The use of Ethernet based communication networks in aerospace application is increasing with the present technology. Data traffic between the end systems are critical in avionics systems. It is important to monitor network traffic to understand the flow of data between the systems...
Improvement in technology is leading to complex systems in aerospace application. The data handling capabilities of the systems are increasing in the present technology. Current day interfaces demand large volume of data to be shared between the systems. It demands for high speed communication between the systems at affordable cost. Fiber channel based communication protocols on avionics systems has...
Serial communication for transmission of data between the systems is predominantly used in avionics for decades due to its simplicity and low cost. This paper presents the design and implementation of ethernet based analyzer for analyzing dual speed avionics serial protocol. The analyzer performs analysis on each data packet with time stamping. It evaluates the detailed information about the received...
As a result of continuous improvement in the computer processor speed and peripherals speed, there is a need of high speed data interconnecting medium in the Avionic Environment. The medium used for communication should be able to deliver reliable data over the long distance. In order to meet all these constraints, the interconnecting technology be serial and asynchronous. Fiber channel provides the...
A new approach for the deterministic communication of real time and Non-Deterministic communication of non-real time traffic on a common Ethernet node is presented in this paper. The design strategy uses the full duplex communication with a switched ethernet technology. The transmission of packets is performed using the major and minor frames concept of cyclic schedulers, wherein each major frame...
Adders play an important role in digital circuits. Logarithmic adders are efficient in delay reduction of carry generation/propagation in contrary to linear adders. It is found from simulations that even logarithmic adders suffer from delay, chip area over head and additional latches in the presence of ripple carry adders at the time of FPGA realization. The main motive of this work is to design and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.