Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
With an emerging market of ARM embedded processors and rapidly updating techniques used in manufacture process of FPGA, the structure of CPU combining with FPGA is increasingly attracting attention, such as the Zynq SoC heterogeneous computing platform developed by Xilinx which integrates a dual-core Cortex-A9 ARM processor and a FPGA in one chip. In this paper, we propose an 4-node Zynq based stacked...
Linux Unified Key Setup (LUKS) is a popular disk encryption specification for Linux operating system. It is the first time to implement the operations of LUKS with regard to FPGA architectures, which includes PBKDF2-SHA1 and AES128-ECB cipher. The application of this implementation to LUKS password recovering is verified with ARM processor in Zynq SoC. In order to compare the performance against other...
Due to its attractive features such as high power density, long duration, high efficiency, the Brushless DC Motor (BLDCM) has gradually replaced the conventional brush DC motor and has been widely used in home appliances, office equipments, industrial applications and vehicles, etc. This paper proposes an intellectual property design of functions needed to implement a BLDCM drive, including the algorithms...
In this paper, we study the RFID tag-reader mutual authentication scheme. A hardware design of an RFID authentication protocol conforming to EPC Class 1 Generation 2 Standards is proposed. The proposed RFID tag-reader mutual authentication protocol was simulated using Modelsim XE II and synthesized using Altera's Quartus II software. The system has been successfully verified in hardware using an Altera...
Efficient architectures for realizing MDCT/IMDCT are presented. Based on the symmetry property of trigonometric functions, N-point MDCT formula was transferred into an odd-even index paralleling process which can be achieved by two different types of decomposition, recursive formed DCT-II kernel or FFT-based DCT-IV kernel. Then a butterfly unit is employed to accelerate the computational speed. Furthermore,...
RFID is emerging as an important technology for revolutionizing a wide range of applications in our daily life. A security protocol for RFID tags is necessary to ensure the privacy and authentication between each tag and their reader. In this paper, The functionality of the Miller-modulated subcarrier (MMS) and FM0 encoding scheme are simulated using Verilog hardware description language and implemented...
In this paper, an integrated hardware-software platform is proposed to process geological images. This platform is versatile as it is configurable. It also provides high-speed and low power consumption performances. The concept is illustrated by a prototype system for geological image registration. The FPGA is configured at run time to perform fast Fourier transform. The software part runs on a microprocessor...
In this paper, an integrated hardware-software platform is proposed to process geological images. This platform is versatile as it is configurable at run time. It also provides high-speed and low power consumption performances. The concept is illustrated by a prototype system for geological image registration. The FPGA is configured at run time to perform fast Fourier transform. The software part...
Based on FPGA, a digit-serial FIR filter is implemented. According to the digit-serial algorithm, the digit-serial FIR filter is composed of foundational function modules including the digit-serial adder, the digit-serial multiplier and the delay circuit. Compared with the traditional method, the digit-serial FIR filter based on FPGA exhibits the advantages of high response speed and low hardware...
This paper proposes a low complexity near-lossless image compression method and its ASIC design for the wireless endoscopy system. Assuring high image quality (PSNR larger than 46.37dB and every pixel error is less than 2), the proposed method can provide lower compression rate (3.5bits/pixel) and lower complexity than any conventional interpolation-first methods and other existing similar compression-first...
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.