The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We report a comprehensive etching study on the gate recess step for the fabrication of the novel high speed pHEMT devices. The experiments focused on the elimination of “hump” structure as a result of an incomplete etching process at the InGaAs cap layer. In this work, two types of test samples were used, namely bulk InGaAs and epitaxial structure together with an etch stop layer. The result showed...
HEMT is a GaAs based field effect transistor that retains higher cutoff frequency compared to silicon based transistors. Alternatively, pHEMT enhance the performance of the HEMT in term of leakage, current conduction and the cutoff frequency of the device. The heterostructure of pHEMT improve the performance two-dimension electron gas (2DEG) in the channel layer. With these, pHEMT is believed could...
Graphene has excellent properties that are useful in many electronic device applications. In this report, a mechanical exfoliation method has been used to fabricate a field-effect device based on a thin film of few-layer graphene (FLG). The occurrence of p-doping and hysteresis in the current-voltage behavior was observed and characterized. The possible reasons for this observation were explained...
Adoption of the Advanced Encryption Standard (AES) as a symmetric encryption algorithm for numerous applications requires a low cost and low power design. Presented is a new 8-bit stream cipher architecture core for an application specific integrated circuit AES crypto-processor. The chip area and power are optimised along with high throughput. It is implemented in a 130nm CMOS process and supports...
Advanced Encryption Standard (AES) is one of the most common symmetric encryption algorithms. The hardware complexity in AES is dominated by AES substitution box (S-box) which is considered as one of the most complicated and costly part of the system because it is the only non-linear structure. The proposed work employs a combinational logic design of S-Box implemented in Virtex II FPGA chip. The...
In the last few years, Delay/Disruption Tolerant Networking has grown to a healthy research topic because of its suitability for challenged environments characterized by heterogeneity, long delay paths and unpredictable link disruptions. This paper presents a DTN security architecture that focuses on the requirements for lightweight key management; lightweight AAA-like architecture for authentication/authorisation;...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.