The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 4-channel 1.25-10.3 Gb/s backplane transceiver macro with an adaptive analog linear equalizer (LE) and 1-tap speculative decision-feedback equalizer (DFE) receiver (Rx) and a 3-tap pre-emphasis transmitter (Tx) is presented. The equalizers cancel 15.7-35.8 dB loss at the half-rate frequency for 10.3 Gb/s transmission over 5-75 cm FR4 backplane with fixed Tx parameters. Rx equalizer parameters are...
As network data rate increases rapidly, high-speed signaling circuits for server communication pose many design challenges due to various system requirements using different interconnect mediums. This paper discusses main problems and solutions of high-speed circuits for server interconnect. Then, it presents a high-speed circuit implementation for such interconnect using 90nm CMOS technology that...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.