The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Technology challenges and solutions in the development and fabrication of high-density three dimensional (3D) chip integration structures have been investigated. Critical 3D integrated circuit (IC) enabling technologies, such as through silicon via (TSV), wiring and redistribution layer (RDL), wafer thinning and handling, micro-bump (μ-bump) processes and joining, that form the building blocks for...
Single-Walled Carbon Nanotubes (SWNTs) are reported to be very sensitive to numerous odors and could serve as the next generation of miniature gas sensors. Recently, we have shown that SWNTs functionalized with DNA hold even greater promise than bare SWNTs as high sensitivity gas sensors. The DNA-decorated SWNT gas sensors were integrated on CMOS circuitry with built-in amplifiers. In the paper, we...
In this paper, we demonstrate the integration of single-stranded-DNA (ss-DNA) decorated single-walled carbon nanotubes (SWNT) onto complementary metal oxide semiconductor (CMOS) circuitry for gas sensing applications. Utilizing dielectrophoresis (DEP) assembly, a simple and a low temperature process, we first demonstrate integration of SWNTs onto CMOS circuitry at the die level. SWNTs are sensitive...
This paper reviews key features of the 10 GBASE-T standard for full duplex 10 Gb/s transmission over structured copper cabling in the LAN environment. Tradeoffs in implementing 10 GBASE-T transceivers are discussed. We then present the first implementation of 10 GBASE-T in digital CMOS technology (0.13 mum). This transceiver also supports lower speeds for backward compatibility with legacy Ethernet...
A transceiver for IEEE802.3an Ethernet standard, implemented in 0.13mum dual-gate 1.2/2.5V digital CMOS process, consists of a 4-lane AFE running at 800MS/s and a digital processor (DP) in 25x25mm2 BGA package. Power consumption is 10.5W when the transceiver is transmitting and receiving at 10Gb/s over 100m of UTP cable. The transceiver supports interoperability with 100 and 1000Mb/s Ethernet transceivers...
A fully integrated 2.4/5 GHz transceiver for IEEE 802.11a/b/g WLAN standards implemented in a 0.18um CMOS technology is presented. The IC employs fully integrated dual-conversion architecture without a SAW filter. The receiver chain achieves an overall 2.5dB and 3.5dB NF at 2.4/5 GHz respectively and provides over 100dB gain range. The transmitter delivers +5dBm output P1dB with an output power of...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.