The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Unified Modeling Language (UML) extensions for real time embedded systems (RTES) co-design are taking a growing interest by a great number of industrial and research communities. The extension mechanism is provided by UML profiles for RTES and it aims at improving an easily-understood method of system design for non-experts. One of the key items of the co-design methods is the Hardware/Software partitioning...
Network on chip (NOC) has emerged as a promising alternative to ensure communication for Multiprocessor systems on chip (MPSoC). This paper proposes a hybrid verification approach of Delta multistage interconnection networks for MPSoC. At the generic level, we propose a formal specification of the network in the ACL2 theorem proving environment. We will ensure the soundness of our verification approach...
The design of modern multiprocessor systems-on-chip has performance constraints which must be satisfied by the interconnection architecture. multistage interconnection networks, also denoted MINs, seem to be a promising alternative for solving the problems of on-chip communications. This paper presents a formal specification of the Delta multistage interconnection networks for MPSoCs in the ACL2 logic...
Designing component-based SoC (system on chip) has become a communication design problem. The reuse of intellectual property (IP) cores in multiprocessor SoC is facilitated by the concept of packaging and wrapping. In this paper, we present an approach to automate the integration process of hardware accelerators/coprocessors. This approach gives an interface modelling considering communication adaptation...
The recent emergence of component-based designs helps the design of systems daring the refinement step between algorithmic specifications and architecture specifications. Designers' attempts such as flexibility, cost constraints, high performance and time to market can thus be helpfully managed. However, the correct integration of the architectures/components in a design implies complex verification/design...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.