The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The optical lattice clock develops fast in recent years, and its stability and accuracy has already surpassed the microwave fountain clock and the optical clock based on ion trap. The mercury (Hg) lattice clock has the possibility to make a breakthrough in the limitation of blackbody radiation shift for strontium (Sr) and ytterbium (Yb) lattice clock, and reach the uncertainty in E-18 level at room...
Multiprocessor on chip (MPSoC) with network on chip (NoC) are strongly emerging as prime candidates for complex embedded applications. In a general ESL design methodology and for significant size designs the use of prototyping and emulation through FPGA is necessary for intensive validation and test as well as careful design space exploration. Moving a design from FPGA to ASIC questions the gains...
We present a novel scheme of all-optical clock frequency doubling and quadrupling based on Mach-Zehnder interfering with a polarization-sensitive semiconductor optical amplifier (SOA). Then we experimentally demonstrate the frequency doubling of 5 G-bit/s optical clock signal, and quadruple 2.5 G-bit/s signal to stable short pulse train with pulse FWHH ~55 ps. Our relatively concise scheme is convenient...
A novel clock recovery IC for Gbit/s optical communication is presented, employing a 1:2 dynamic frequency divider scheme with an external resonator filter. It is based on a conventional Si bipolar process. Two versions of the same IC design are presented, one optimized for 2 to 3 Gbit/s, the other for 3 to 4 Gbit/s. Clock recovery is demonstrated at 2.23 and 3.52 Gbit/s, leading to clock signals...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.