The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Vedic mathematics, is an ancient methodology, has a unique mathematical computation technique based on 16 sutras (formulae). High speed reciprocal unit based on such ancient mathematics is reported in this paper. Implementation methodology was adopted through sahayaks (auxiliary fraction) taken from such ancient mathematics and prototype was designed for practical signal processing applications. On...
The improvement in speed and power for the computation of Discrete Hartley Transformation (DHT) using parallel addition technique is well established, but all the work have been reported in gate (FPGA) level. In this paper transistor level (ASIC) implementation technique for computation of high speed processor of prime length one dimensional Fast Hartley Transformation (FHT) based on MAC is reported...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.