The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper demonstrates a 23.5 GHz double stage low noise amplifier using an innovative inter-stage matching technique. The same matching technique is also used at the output of the amplifier for the purpose of output matching. The circuit is designed in IBM .13 mum CMOS process and is simulated using cadence spectre. The simulated responses exhibit a forward gain of 20 dB at 23.5 GHz with a bandwidth...
In this paper, a 36.1 GHz single stage LNA using a simple passive output matching technique is demonstrated. The circuit is simulated in Cadence Spectra with 0.13 mum CMOS process parameters. The simulated results exhibit a forward gain of 11.4 dB at 36.1 GHz and 4.9 GHz bandwidth. Reverse isolation is less than -24.6 dB and the input-output matchings are -30.4 dB and -27.65 dB respectively. The circuit...
This paper presents the design of a 21 GHz UWB differential low noise amplifier. The circuit is designed in IBM .13 μm CMOS process and is simulated in Cadence Spectre. The forward gain of the circuit is 9.72 dB at 21 GHz with a bandwidth of 4 GHz (from 19 GHz to 23 GHz). Reverse isolation is less than -26.4 dB and the input-output matching parameters are -26 dB and -19.5 dB respectively. Noise figure...
This paper demonstrates that inserting a small resistance at the drain of a cascode LNA can be the simplest way of achieving higher bandwidth with only a slight degradation in noise figure. A 36.1 GHz single stage low noise amplifier is designed in 0.13 mum CMOS Process with a simple passive output matching circuit. The circuit is simulated using Cadence Spectre and simulation results show a forward...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.