The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An integrable all-optical clocked D type flip-flop is demonstrated exploiting SOA-based transparent all-optical SR latch. Nonlinear effects of four wave mixing and cross gain modulation are used for optical logic gate operations.
This paper introduces four FPGA-based designs for radiation-tolerant time-of-flight (TOF) systems for sub-atomic particles: Snapshot, Vernier, Fast-Clocking and Hybrid designs. The designs measure TOFs ranging from 0 to 240 ns and are compared based on resolution, thermal performance, FPGA I/O pin usage and area, particle processing rate, and power consumption. All designs are implemented and tested...
This paper presents a built-in soft error resilience (BISER) technique for correcting radiation-induced soft errors in latches and flip-flops. The presented error-correcting latch and flip-flop designs are power efficient, introduce minimal speed penalty, and employ reuse of on-chip scan design-for-testability and design-for-debug resources to minimize area overheads. Circuit simulations using a sub-90-nm...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.