The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Multi-core may afford the computation capacity for the computation-intensive tasks, such as machine learning. In such a chip, the inter-cores communication is one of the greatest challenges. A synthesizable wormhole router was proposed for the emerging inter-cores communication scheme, i.e. network-on-chip (NoC). The proposed router not only offers common configurable parameters including buffers,...
Design of high-performance router is one of the greatest challenges facing Network-on-Chip (NoC). A 5-stage pipelining scheme was proposed for wormhole router in NoC. It originates from the canonical 4-stage pipelining scheme, and had the longest stage for virtual-channel allocation in the ancestor split into two stages. The 5-stage pipelining scheme may boost the maximum frequency of the router and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.