The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Low voltage Ride through (LVRT) capability has become more and more an issue for newly integrated wind turbines. To the best of our knowledge, this paper is the first to develop field tests for real wind turbines on Northeast China wind farms. It is therefore different from other papers that validate LVRT control strategies through running software simulations on a computer. To examine a single wind...
With the growing of cable outlets in distribution network, the ground current increases quickly when single-phase ground fault occurs. Which results show single-phase ground fault protection mode selection becomes difficult. Based on interval analytic hierarchy process (IAHP), the comprehensive evaluation method for single-phase ground fault protection modes in cable network was researched. Indicators...
This paper presents a new at-speed logic built-in self-test (BIST) architecture using staggered launch-on-shift (LOS) for testing a scan-based BIST design containing asynchronous clock domains. The proposed approach can detect inter-clock-domain structural faults and intra-clock-domain delay and structural faults in the BIST design. This solves the long-standing problem of using the conventional one-hot...
This paper describes the logic built-in self-test (BIST) architecture for test and diagnosis of ASIC devices at the system level. The proposed architecture supports the at-speed staggered launch-on-capture clocking scheme and includes novel features to further increase the device's defect coverage, place-and-route ability, ease of debug and diagnosis, and reduce test power consumption. These features...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.