The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We demonstrate scaling photonic switch for a datacenter using arrays of fast silicon photonic space switches that are time-slot synchronized, despite the varying distance of interconnected nodes. A low latency scheduling algorithm allows high throughput, with latency comparable to electronic switches.
We develop a practical technique in this paper to classify the scholars in different disciplines, organizations according to their research interests. The scholar classification is important to the scholars, research organizations,, government for research, evaluation, education, research resource allocation. It becomes really difficult because name abbreviation, interdisciplinary, especially tautonym...
Introduction One of the fundamental needs for Mars colonization is an abundant source of energy (Shaban and Miley 2003). The total energy system will probably use a mixture of sources based on solar energy, fuel cells and nuclear energy. Here we concentrate on the possibility of developing a distributed system employing advanced nuclear energy, specifically a mixture of small fusion devices and low...
We demonstrate a 40Gb/s pure photonic packet switch testbed for a datacenter network. It uses a photonic wrap/un-wrap to handle all packet sizes, separate control and data paths, and a synchronization scheme to align packets of all nodes at the photonic switch despite different network fiber lengths.
We demonstrate a 40Gb/s pure photonic packet switch testbed for a datacenter network. It uses a photonic wrap/un-wrap to handle all packet sizes, separate control and data paths, and a synchronization scheme to align packets of all nodes at the photonic switch despite different network fiber lengths.
In this paper, we introduce the architecture of Phi Coprocessor, programming techniques and acceleration techniques in the finite different time domain (FDTD) methods. Phi Coprocessor can be used as a regular CPU and run the EM code optimized for regular CPUs such as Intel Xeon E5 or AMD Opteron 6300 with slight code modifications. The examples will be for the acceleration of the parallel FDTD methods.
In this paper, we introduce one accurate calculation technique for time domain reflectometer (TDR) in the finite difference time domain (FDTD) method. The geometric mean approach is employed to calculate the equivalent incident and reflected time domain signals.
An energy storage system based on supercapcitor (SC) for metro network regenerative braking energy is investigated. A control strategy are proposed to manage the energy and optimize the power supply system performance according to the various power requirement in metro line and differing characteristics of these storage devices. In order to estimate the required ESS (energy storage system), a useful...
In order to prevent regenerative energy failure for the metro-trains, this paper proposes a new circuit configuration of an energy storage systems. The system enables improved performance of the powering and the regenerative braking at the high speed region without regeneration failure. Suggests a novel energy management control algorithm for metro trains based on acceleration measurement and estimation...
Intelligently setting nominally-idle cells in a PIC photonic switch reduces crosstalk. 100Gb/s DP-QPSK simulation shows 0.3dB OSNR improvement, for 13dB extinction ratio of a practical photonic switch cell. The method operates correctly in a 10Gb/s NRZ test-bed.
We demonstrate a photonic packet switch using a hybrid photonics-electronic approach. It uses compression, scrambling and packet size discrimination to allow for the photonic switching of native Ethernet frames.
In this paper, we design and implement architecture for video change detection system using Web Processing Service (WPS) based on 52° North in Sensor Web Enablement (SWE). In this system, sensors obtain video data and Sensor Observation Service (SOS) provides video data to WPS and WPS processes this data. To realize a flexible WPS, a standards-based and service-oriented WPS architecture is designed...
Current work exploring a method for using a Petawatt laser to irradiate a deuterium-cluster (D-cluster) “converter foil” producing a very high (multi-MeV) energy deuteron beam. When focussed on a tritiated target this beam results in a forward favored angular distribution neutron pulse of large intensity (directional pulsed neutron source).
In the field of intelligent home, when using Zigbee technology to network the management of air-conditioner control device, it is very necessary to reduce the power consumption of battery-powered devices in the network. Through the research of Battery-powered equipment composed by the CC2530 and MSP430, we provide a practical way to extend the working hours of the equipment, to reduce the power consumption...
We present an effective simulation technique for large antenna array using parallel FDTD method in this paper. One of the important issues in the simulation of antenna array is the coupling consideration between the antenna elements. The full wave simulation can take the coupling of the antenna elements into account; however, it is either beyond the ability of computer resources or not reasonable...
Exploiting the parallel execution capability of Vector Arithmetic Logic Units is a promising way to speed up the FDTD computation. We have studied how the Streaming SIMD Extensions (SSE) present in x86 architecture processors can be used to implement the FDTD method, and in what circumstances speedup can be achieved.
In this paper, we present the hardware acceleration technique to accelerate GEMS that is based on the parallel conformal FDTD method. This hardware acceleration technique uses the existing CPUs regardless Intel or AMD to speed up the GEMS EM simulation. Using the modern Intel or AMD CPUS, we can speed up the GEMS simulation up to 8 times and this performance is based on the existing optimized FDTD...
In this paper, we discuss the acceleration effect for the FDTD method using SSE and AVX instructions. We developed three types of code: code developed by C language, code accelerated by SSE instructions and code accelerated by AVX instructions. We present the results of a performance study of the FDTD algorithm on Intel i5 Sandy Bridge. The results show that we can improve the performance of FDTD...
Experimental results and related arrangements are reported from application of the TRIDENT laser with pulses of 250TW power and about 500fs duration interacting with targets with cluster loading at extremely high contrast ratio.
In this paper, we introduce one novel hardware acceleration technique based on a vector unit built in a regular CPU for high performance electromagnetic simulation tools. We investigate the performance of parallel conformal FDTD method on the Intel and AMD processors accelerated by the Vector Arithmetic Logic Unit (VALU), high performance cluster, and Graphics Processing Unit (GPU). The FDTD method...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.