The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low-power full 3.1-10.6 GHz UWB transmitter using very simple 4-delay-cell 5th-derivative Gaussian pulse generation for carrier-free IR-UWB system is designed and fabricated in 0.13 mum CMOS. The fully integrated IR-UWB transmitter features on-chip compensated active balun and simple BPSK modulation. Measurement shows the lowest reported power of 33 pJ/pulse at 100 MHz PRF, short 5th-derivative...
We report an ultra-low-power low-cost Gaussian pulse generator for 3.1-10.6 GHz impulse-radio carrier-free ultra wideband (UWB) transceiver designed and fabricated in foundry logic 90 nm CMOS. A two-stage circuit topology is used to generate square waveform and Gaussian pulse waveform, respectively. Three digital controls are used to adjust delay time between the two generated square waves to realize...
A fully integrated, ultra low-power, varying pulse width fifth-order derivative Gaussian pulse generator designed and fabricated in a commercial 0.18 mum CMOS technology is reported for 3-10 GHz impulse ultra wideband (UWB) transceivers. The fifth-order derivative Gaussian pulse generator circuit consists of four parallel Gaussian pulse formation blocks and an output stage. It can generate UWB pulse...
In this paper, a single-chip pulse-based, non- carrier, full-band, low power ultra wideband (UWB) transceiver system-on-a-chip (SoC) for high data rate wireless video/audio/multimedia streaming applications is presented. This UWB SoC features a single full-band (7.5 GHz bandwidth from 3.1 GHz to 10.6 GHz), pulse-based non-carrier architecture to achieve high throughput (>100 Mbps) and high simplicity...
The pulse-swallow divider combination synchronization asynchronism hybrid divider is presented in this paper. The fabricated divider can work up to 440 MHz in the worst case and the power consumption is only about 0.54 mW from 1.8 V supply. The core area of the divider is only about 200 mum times 80 mum.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.