The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper reports a comprehensive electrostatic discharge (ESD) protection circuit co-design and analysis approach for high-frequency and high-speed ICs. Implemented in a 28nm CMOS, the ESD co-design flow includes ESD device optimization and characterization, ESD behavioral modeling, parasitic ESD parameter extraction and ESD circuit evaluation for up to 40Gbps I/O circuits. This practical ESD co-design...
This paper reports a new scalable behavioral modeling technique for silicon controlled rectifier (SCR) based electrostatic discharge (ESD) protection structures using Verilog-A language. Accurate models were developed for various low-triggering voltage SCR ESD (LVSCR) protection structures implemented in a foundry 180nm RF process, which were validated by circuit simulation and ESD measurement.
This paper reports a new behavioral modeling technique for HV diode and silicon controlled rectifier (SCR) based electrostatic discharge (ESD) protection structures using Verilog-A language. Accurate models were developed for various HV ESD diode and stacked SCR power clamp implemented in a foundry BCD30V process, which were validated by circuit simulation and ESD measurement.
This paper reports a new scalable behavioral modeling technique for novel nano crossbar ESD protection structures using Verilog-A language. Accurate models for nano crossbar ESD protection structures with different sizes were developed, which were validated by circuit level simulation and transmission line pulsing ESD measurement.
This paper reviews recent advances in 3D on-chip electrostatic discharge (ESD) protection design for integrated circuits (IC). Traditional ESD protection relies on PN-junction-based structures, which have inherent disadvantages including fixed ESD triggering and parasitic effects. New ESD protection mechanisms and structures, including nano crystal dots and nano crossbar concepts, provide alternative...
Codification and testing of business rules in application programs has historically been a challenge in software engineering. Many organizations have adopted the business rules approach to formalize and compartmentalize business rules as a separate component from application code. This article investigates and presents the effects of the business rules approach on testing activities in the software...
In order to improve the efficiency of regression testing, many test selection techniques have been proposed to extract a small subset from a huge test suite, which can approximate the fault detection capability of the original test suite for the modified code. This paper presents a new regression test selection technique by clustering the execution profiles of modification-traversing test cases. Cluster...
Decision tree learning is one of the most widely used and practical methods for inductive inference. A fundamental issue in decision tree inductive learning is the attribute selection measure at each non-terminal node of the tree. However, existing literatures have not taken both classification ability and cost-sensitive into account well. In this paper, we present a new strategy for attributes selection,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.