The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Two gate arrays, 10k gates with 4.6k bit SRAM and 9k gates with 9.2k bit SRAM, have been developed using 1.5??m rule CMOS technology and two layer metallization. They have realized 1.4ns gate delay (2 input NAND, F/0=3, l=3mm) and 18ns address access time. High testability by scan path technique, RAM data throughput mode and automatic test data generation, and efficient logic design by neat CAD support...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.