The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper we present an adaptive program-voltage generator for 3D-integrated solid state drives (SSDs) based on a boost converter. The converter consists of a spiral inductor, a high-voltage MOS circuit, and an adaptive-frequency and duty-cycle (AFD) controller. The spiral inductor requires an area of only 5 × 5 mm2 in an interposer. The high-voltage MOS circuit employs a mature NAND flash process...
In this paper, a 0.18-V input three-stage charge pump circuit applying forward body bias is proposed. In the developed charge pump, all the MOSFETs are forward body biased by using the inter-stage/output voltages. By applying the proposed charge pump as the startup in the boost converter, the lower kick-up input voltage of the boost converter can be achieved. To verify the circuit characteristics,...
This paper investigates the effect of the TSV resistance (RTSV) on the performance of boost converters for Solid State Drive (SSD) using circuit simulation. When RTSV is 0 Omega, both the rising time (trise) from 0 V to 15 V and the energy during boosting (Eloss) of the output voltage (VOUT) are 10.6% and 6.6% of the conventional charge pump respectively. In contrast, when RTSV is 200 Omega, for example,...
A low-power program-voltage generator (PVG) using a boost converter with an adaptive-frequency and duty-cycle (AFD) controller is implemented. SSD consists of the HVMOS chip (0.35 x 0.50 mm2), the AFD controller chip (0.67 x 0.28mm2), a 270nH 0.5Omega inductor in an interposer (5 x 5mm2), and a 56 nm 16 Gb NAND Flash memory chip.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.