The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In the FPGA engineering implementation of digital receiver, to complete a full probability signal capture, doing multichannel channelization with high sampling rate of analog to digital converter data is a highly effective processing. But its caching large amounts of data need to use external memory SDRAM. In this paper, with large bandwidth and high rate characteristics of DRR3, By designing a special...
Xilinx FPGA design tools Vivado support project based mode and none project mode, the project based mode is used by most of the designs with powerful graphical interface IDE, but none project mode also has its unique advantages and magical effect, this paper presents a method of post-synthesis simulation based on none project mode of Vivado, which can find errors early, such as the simulation result...
With the development of digital signal processing technology, the demand on the signal processor speed has become increasingly high. This paper describes the high-speed signal processing hardware platform design. There are two boards, high-speed signal processing carrier board using Xilinx newest Virtex-7 FPGA family XC7VX485T chip as high-speed signal processor, data Conversion daughter card using...
In conventional CORDIC algorithm, multiplier and a lookup table are needed to achieve calculation of multiple transcendental function, which will lead to hardware circuit complexity and lower operation speed. Aim at overcoming the shortcomings of traditional CORDIC algorithm, a modified CORDIC algorithm is proposed and implemented by FPGA program. The method does not need the module of correction...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.