The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A deep learning processor with 8 gated recurrent neural network (RNN) accelerators is proposed in this paper. It features on-chip incremental learning by numerical and local gradient computation enhancement. Extra precision of training is obtained without extending the bit-width. Tri-mode weight access (DMA/FIFO/RAM) improves the throughput during incremental learning. The number multipliers and activation...
In highly-scaled CMOS technologies, analog and digital functionality are often combined into more powerful systems. Implementation of any complex digital circuit requires digital synthesis and therefore a digital standard cell library. Absence of the digital libraries in core design kits provided by the foundries is a significant hurdle for academic institutions to design complex electronic systems...
On-chip electrostatic discharge (ESD) protection are required for all ICs. Unfortunately, ESD-induced parasitic capacitance (CESD) will seriously affect performance of high-speed and RF ICs. Careful design balance of ESD protection level and minimizing ESD-induced circuit performance degradation has become a major design challenge for high-speed and RF ICs. This paper presents a comprehensive study...
This paper reports a new scalable behavioral modeling technique for silicon controlled rectifier (SCR) based electrostatic discharge (ESD) protection structures using Verilog-A language. Accurate models were developed for various low-triggering voltage SCR ESD (LVSCR) protection structures implemented in a foundry 180nm RF process, which were validated by circuit simulation and ESD measurement.
A dual-mode, graphene optical modulator and detector for the near-IR is demonstrated in a single device. Gate dependent photocurrent and optical transmission allow the device to operate in a highly novel mode of simultaneous optical modulation and detection.
Design of single-pole multiple-throw (SPMT) Tx/Rx switch for RF FEM for multi-mode multi-frequency smartphones is challenging. SPMTs in SOI CMOS show comparable specs to those in GaAs due to unique SOI properties [1-3]. Hand-held devices require high ESD protection with more parasitic capacitance (CESD) that can severely degrade RF IC specs [4-6]. We recently designed the first highly-linearity SP10T...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.