The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Energy crisis and environmental pollution stimulate the rapid development of new energy electric vehicles. The state of charge(SOC) is a key parameter of power battery in application, so the accurate estimation is extremely important. Factors affecting the battery SOC are many and complicated, scholars have proposed many methods to estimate SOC, but still does not solve the accuracy and practicability...
The target of 3D-model texture mapping is to select suitable texture contents from a set of 2D images and map them onto their corresponding 3D model for creating a “textured” 3D object. The existing texture mapping methods still suffer from large illumination differences and the mismatch between images and 3D models. In this paper, we proposed a new approach for seamless texture mapping on 3D models...
The paper discusses the configuration optimization scheme of a reconfigurable DSP processor. According to the facts that the coarse-grained reconfigurable computing structures have less configuration information and fast configuration process, a hybrid storage arrangement of data and configuration is proposed. Taking advantages of bus-multiplexing and hybrid storage, the higher memory utilization...
Two new high fan-in logics, grouped domino logic and complementary boost logic (CBL), are proposed to overcome the problem of circuit speed and noise immunity. Grouped domino logic not only speeds up the circuit, but also simplifies the design of keeper. CBL develops from source following evaluation gate (SFEG), invite complementary boost logic to speed up the circuit. In 0.13 um technology, we compare...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.