The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 3.0 V 10b 100 MSample/s Nyquist-rate CMOS pipelined ADC is presented. The ADC adopts a modified 1.5-bit/stage and multi-bit/stage pipelined architecture for low power consumption and small die area. The proposed operational amplifier with low parasitic capacitance reduces the power consumption and die area. This ADC achieves better than 56.3dB SDNR at 100 MSample/s for a 100MHz input frequency....
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.