The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a new tunable pseudo-differential transconductor topology. A compact feedback loop able to operate with low supply voltage is employed that holds the input transistors in triode region and provides high output resistance. This control loop allows keeping high linearity in a wide range of transconductance. The circuit has been fabricated in a 0.5 μm CMOS technology with a power...
Four novel compact differential pair (DP) topologies with enhanced transconductance gain are introduced: direct positive feedback DP, quasi floating gate DP, floating gate DP and tunable quasi floating gate DP. All of them use positive feedback to achieve gm enhancement and have the same supply requirements as the conventional differential pair. Results for 0.13 μm CMOS designs supplied at 1.0 V show...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.