The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper studies the impact of gain scaling on linearization performance and power added efficiency (PAE) of a power amplifier (PA) using digital predistortion (DPD). The performance of the DPD designed at different operating points of PA with different choices of gain are compared. An adjustment in iterative DPD identification procedure is proposed to improve the convergence. The performances are...
This paper studies the impact of gain scaling on linearization performance and power added efficiency (PAE) of a power amplifier (PA) using digital predistortion (DPD). The performance of the DPD designed at different operating points of PA with different choices of gain are compared. An adjustment in iterative DPD identification procedure is proposed to improve the convergence. The performances are...
Novel multicarrier waveforms, such as, Filter Bank Multi Carrier promise lower out-of-band emissions compared to the currently used Orthogonal Frequency Division Multiplex technique. Unfortunately, the power amplifier nonlinearity in the transmitter can significantly degrade the FBMC spectrum wiping-out the differences between these two approaches. In order to compensate for nonlinearities and memory...
In order to compensate for nonlinearities and memory effects introduced by power amplifiers, the digital predistortion is a widely used technique. Commonly the digital predistortion is based on polynomials derived from Volterra series or on lookup tables. Both approaches require time to find the the solution that can be applied to digital predistorter. Nevertheless, for predistorters to be actually...
In this paper we would like to point out one open issue related with filtered bank multi-carrier signals (FBMC). The experiment was trying to give an answer whether the FBMC signals would keep their beneficial properties even whilst real non-linear power amplifiers were employed. As one of the merits that have been used were error vector magnitude (EVM) and adjacent channel power (ACP). Due to higher...
This paper is focused on digital predistortion using neural networks (NNETs) for linearization of power amplifiers. We propose a new architecture of NNET. It is based on a feedforward tapped delay line neural network for complex signals with one hidden layer but it includes both delayed and advanced samples at its input. We name this architecture TADNN (tapped advance and delay line neural net). We...
Power amplifier is an essential component in communication systems. Digital baseband predistortion is a cost effective approach to linearize a power amplifiers. To study nonlinear characteristics and to construct a predistorter, accurate models of power amplifiers are necessary. In general there exist other research areas where power amplifiers models play key role. In the article several methods...
Power amplifier is an essential component in communication systems. Digital baseband predistortion is a cost effective approach to linearize a power amplifier. Linearization of the power amplifiers is done by using a digital predistortion calculated from a pair of time aligned signals. In the indirect approach of calculating the predistortion, these two signals are input and output of the power amplifier...
This paper presents a performance evaluation of a class-E switched-mode power amplifier, designed in pHEMT GaAs technology, loaded by a high-isolation and low-Insertion Loss (IL) duplexer. This duplexer is based on Surface Acoustic Wave (SAW) technology. Measurements of the duplexer and layout of the class E PA are simulated under Agilent-ADS with a Wideband Code Division Multiple Access signal (WCDMA)...
A 23 dBm class E power amplifier (PA) has been designed and simulated at 3.7 GHZ using a 130 nm CMOS-SOI technology. The PA is a single stage, single ended cascode formed by a thin oxide transistor as common source device and a laterally diffused MOS (LDMOS) transistor as common gate. Fully integrated high current inductor is used as part of the class E wave shaping network. At 3.7 GHz, the PA achieves...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.