The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a high-speed memory efficient VLSI architecture for three dimensional (3-D) discrete wavelet transform. A major strength of the proposed architecture lies in reducing the number and period of clock cycles for the computation of wavelet transform. This five stage pipelined architecture shares the partial load of the next stage with the present stage to reduce computational load...
This paper presents a simple hardware architecture for quadtree(QT) partitioning based fractal image decoder. The decoding process in fractal based compression technique is an iterative process and utilizes the parameters extracted during encoding for converging to a fixed point, that approximates the original image. The adaptive sized partitioning scheme provides details of various regions at different...
This paper presents an efficient VLSI architecture for the implementation of Motion Estimation (ME) for real-time video processing using New Three Step Search Algorithm (NTSS). The proposed architecture employs sequential processing of pixels with a view to reduce the hardware complexity and achieve real-time speed requirement simultaneously. A novel memory addressing scheme has been proposed which...
This paper introduces a novel energy efficient architecture for a turbo decoder using quadratic permutation polynomial (QPP) interleaver The Add Compare Select Offset (ACSO) unit of the maximum a posteriori probability (MAP) decoder, has been pipelined to a depth of four to reduce the critical path delay and increase the operating clock frequency and throughput as a consequence. The present turbo...
The work presented in this paper details an efficient architecture of a pipelined parallel turbo decoder utilizing contention free interleaver. Pipeline technique has been applied to reduce the critical path delay associated to the add compare select Offset (ACSO) unit so as to increase the operating clock frequency. The computational core of the complex maximum a posteriori probability (MAP) decoder...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.