The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a new dual-switch control structure for an ac/dc noninverting cascaded buck–boost power factor correction converter. The proposed converter operates at a discontinuous capacitor voltage mode providing an inherent high-power factor and a zero voltage turn-off switching. Additionally, the proposed control structure enables for a nondistorted sinusoidal current for a wide range of...
DC capacitor voltage imbalances are one of the major technical concerns for higher level diode-clamped converters (DCC). In this paper, a simple double mapping based space vector pulse width modulation (SVPWM) algorithm is proposed for balancing dc-link capacitor voltages of five-level DCC utilizing the switching redundancies. By choosing the appropriate switching pattern and its duration simultaneously,...
This paper provides a bridged-T voltage control scheme for a H bridge SiC inverter switching at 150 kHz for generating various waveforms at wide range of frequencies (60 Hz to 10 kHz) which is developed as a core loss test unit. Bridged-T controller attains the advantages of both the open and closed loop controllers. It has the fast dynamic response feature of the open-loop controller and zero steady...
This paper presents dc-link capacitor voltage balancing at any range of modulation indices utilizing the switching redundancies with minimum loss space vector pulse width modulation (MLSVPWM) algorithm. The five-level diode-clamped converter (DCC) is considered here. By deciding proper switching pattern and their duration jointly, the voltage across each capacitor can be controlled very competently...
DC capacitor voltage imbalance is an inevitable technical concern for the multilevel diode-clamped converters with number of levels higher than two. This paper addresses the balancing of the capacitor voltages based on the capacitor current equalization considering a minimum loss space vector pulse width modulation (MLSVPWM) algorithm for five-level diode-clamped converters. In diode-clamped converter...
Novel individual power extraction topologies through partial current processing (PCP) technique are proposed for series connected photovoltaic panels. In the presented PCP technique only the mismatch currents between the series connected panels are processed. Both of the proposed current fed and voltages fed topologies process the mismatch currents without the need for an isolation transformer. These...
An active switching total harmonic distortion (THD) reduction topology is proposed in this paper. The topology is used to reduce the harmonics and to correct the power factor of the grid for electric vehicle (EV) charging station applications. The proposed topology is implemented by proper control of the bi-directional cascaded buck-boost converter switches. The need for passive filters or additional...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.