The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In the modern era of electronics and communication decoding and encoding of any data(s) using VLSI technology requires low power, less area and high speed constrains. The viterbi decoder using survivor path with necessary parameters for wireless communication is an attempt to reduce the power and cost and at the same time increase the speed compared to normal decoder. This paper presents three objectives...
Extending RF/MS-CMOS to 28nm low power Poly/SiON node for the next generation wireless system-on-chip (SoC) applications makes most economic sense because, beyond 28nm, costly HiK/MG, double-patterning for many critical layers, complex local interconnect, and/or multi-gate structures will be required for more Moore scaling. Competitive peak fT/Fmax of 349/265GHz for NMOS, 242/184GHz for PMOS, with...
Wireless mesh networks (WMNs) have emerged as low-cost alternative for broadband access networks in metropolitan area. In this paper, we revisit power control as a network layer problem in design of WMNs. Specifically, we show that increasing power levels of nodes in WMNs actually results into throughput improvements in node-to-gateway traffic pattern. It is proven that WMNs can achieve per node throughput...
A low power architecture to extend the frequency range of quadrature clock is proposed. This architecture is based on a series of dividers. It can enhance the lower frequency limit of a Quadrature Voltage Controlled Oscillator (QVCO) clock to any arbitrarily small frequency. Based on the architecture a design is shown which enhances the low frequency range up to -90% of the center frequency, assuming...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.