The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a novel blind data hiding technique based on quantization is proposed. Quantization is performed in a special domain which converts one dimensional signal to a 2-D one named Point to Point Graph (PPG). Basis of the method is on the separation of this domain into two portions; while, only one portion is quantized. Furthermore, in the data extraction procedure, by using the unquantized...
In this paper, a novel structure is proposed in order to improve the functionality of Adaptive Noise Cancellers (ANC); for this purpose Affine Projection Algorithm (APA) has been used. We exploit the Stationary Wavelet Transform (SWT) to decompose the input signals in subband to achieve a higher convergence rate. The reason of using SWT (an oversampled filter bank) is to reduce the effect of aliasing...
This paper proposes a novel combinational adaptive noise canceller (ANC), which is suitable for non stationary noise environments. Pre-filter bank structure improves the convergence rate leading to less error in real-time applications. During our investigations, we have found out adaptive algorithms have better performance for low frequency subbands. Thus, by using singular value decomposition (SVD)...
Multiple-valued reversible logic is an emerging area in reversible and quantum logic circuit synthesis. Multiple-valued reversible logic circuits can potentially reduce the width of the reversible or quantum circuit which is a limitation in current quantum technology. In this paper we propose a method to synthesize the multiple-valued reversible sequential circuits. Implementations for ternary D and...
This paper proposes a new modular design for implementation of active noise control (ANC) systems with online secondary path modeling. This design comprises of four similar modules to reduce the unwanted primary noise. One of these modules performs as the main adaptive control filter that uses an FxLMS algorithm to converge the tap-weights. Two other modules work as the adaptive modeling filters that...
This paper addresses using quantum gates to implement binary reversible logic circuits. We propose behavioral models for well known V and V+ quantum gates. Our proposed representation is used to synthesize reversible logic circuits instead of using the known unitary matrix form of quantum gates. This technique allows V and V+ gates to be represented in truth table forms. Results show that our technique...
In this paper, a clustered network on chip (C-NOC) a modified model of Hermes NOC (H-NOC) is introduced. The clustered NOC switch has four local ports. When the packets are switched to local ports, the network traffic load and, consequently, the average delay time of a packet are decreased in group communication. When the distance of nodes in each group are increased in a mesh, the performance of...
Quantum gates which are represented by unitary matrices have potentials to implement reversible logic circuits. V and V+ gates are two well known quantum gates which are used to synthesize the reversible logic circuits. In this paper we have used behavioral description of these gates, instead of unitary matrix description, to synthesize reversible logic circuits. By this method, V and V+ gates are...
Combination approaches can improve the performance of adaptive filters. Recently a convex combination of adaptive filters was proposed to improve the performance of LMS algorithm. In this paper we propose to use the PBS-LMS algorithm instead of LMS algorithm in the structure of this convex combination. Our simulations show that this structure not only has the optimality of first one, but also it has...
This paper presents a new Circular-Scan architecture that makes it possible to select several scan chains in parallel. The basic idea of Circular-Scan architecture is use of the captured response of the previously applied pattern as a template for the next pattern while allowing the full observation of the captured response. In comparison with original architecture which it is possible to select only...
The authors in (B. Arslan and A. Orailuglu, 2004) propose circular-scan chain architecture to reduce test time and cost in SOCs. The technique presented in this paper is based on circular-scan architecture (B. Arslan and A. Orailuglu, 2004). The basic idea of circular-scan architecture is use of the captured response of the previously applied pattern as a template for the next pattern while allowing...
In this paper an ANC system is implemented on the Stratix family FPGA from Altera Company. The controller uses the LMS algorithm for updating the adaptive coefficients array with M=64. A comparison of this implementation with implementation results on DSP processors shows that the speed up of FPGA with respect to the DSP is 750.
In this paper a design for implementation of an ANC system with online secondary path modeling on FPGA devices is proposed. There are two adaptive units in this ANC system, the adaptive main control filter with the FxLMS algorithm and the adaptive modeling filter with the LMS algorithm for updating the adaptive coefficients array. Computer simulations show that the proposed design achieves the same...
This paper presents a continuous-I/O word-serial pipelined structure for a 20-point prime-factor FFT algorithm (PFA), called pipelined PFA (P-PFA). The 20-point DFT is broken down into the 4-point and the 5-point partial DFTs, using the PFA. The 4-point and the 5-point partial DFTs are implemented using the 4-point butterfly and the 5-point Winograd Fourier transform algorithm (WFTA), respectively...
In this paper, based on the word-serial pipeline architecture and parallel filter processing, a new architecture for direct and inverse wavelet packet transforms is introduced. This architecture increases the speed of the wavelet packet transforms. In this design, a word-serial architecture able to compute a complete wavelet packet transform (WPT) binary tree in an on-line fashion, and easily configurable...
In this paper a new syllable-phoneme database approach for text to phoneme conversion in Farsi text to speech systems is presented. The volume of the database in this method is about 15% of a convenient system using a word-phoneme lexicon. This method shows better results comparing to word-phoneme lexicon and rule based text-to-phoneme systems in Farsi. With training the system over 50% to 100% of...
The main problem in Farsi text to speech synthesizers is unwritten short vowels in Farsi orthography. In this paper an ANN is used to determine the phonemes in a Farsi text. The output of this ANN is a new variable called vowel state, instead of a phoneme. Five vowel states are enough to extract pronunciations in a Farsi text, where the number of phonemes is about 30. This reduction of the output...
In this paper, based on the word-serial pipeline architecture and parallel filter processing, a new architecture for direct and inverse wavelet packet transforms is introduced. This architecture increase the speed of the wavelet packet transforms. In this design a word-serial architecture able to compute a complete wavelet packet transform (WPT) binary tree in an on-line fashion, but easily configurable...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.