The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A hybrid fractional-N frequency synthesizer with noise filtering technique for wireless application is implemented with TSMC 0.18 μm CMOS process. In order to reduce the effects of high order delta-sigma modulator (Δ ∑M), and suppress the out-of-band quantization noise, a noise filter is adopted. An integer-N phase-locked loop acts as the noise filter in the feedback path of a fractional-N frequency...
A 2.4 GHz integer-N frequency synthesizer is purposed in tsmc 0.18-μm CMOS process. The purposed design can be used for the IEEE 802.15.4a unlicensed ultra-wideband healthcare applications such as body sensor network to wireless connect with computer network. Electrocardiogram (ECG) is the important physiological parameters in human body. Through monitoring and analyzing ECG, the current-switching...
This paper presents a 0.18 μm CMOS low power frequency synthesizer with aperture phase detector (APD) and phase to analog converter (PAC) to reduce noise and power, and achieves lower reference spur. In locked state, the synthesizer can capture and compare the reference and VCO output signal directly by APD, and then PAC generates signal to control the current amplitude of charge pump. At 1.2 V supply...
This paper presents a 0.18 µm CMOS low-power fractional-N frequency synthesizer with a sub-sampling charge pump (SSCP) circuit and a randomly selected PFD to reduce reference spur and RF receiver front-end applying wireless communications systems is presented. The proposed RF receiver front-end includes a current-reused LNA, a folded Giber cell mixer, a Colpitts VCO, and an IF Gm-C bandpass filter...
A 5.2 GHz phase-locked loop (PLL) frequency synthesizer is implemented in TSMC 0.18 um CMOS process. The main features include the uses of a gate-to-source feedback Colpitts voltage-controlled oscillator (VCO) to lower phase noise, and an off-chip tunable low-pass filter to compensate the variations of resistance R and capacitance C to speed locking time and reduce chip area. At the supply voltage...
An integer-N phase-locked loop (PLL) operating at 10 GHz is designed and fabricated in TSMC 0.18-um CMOS technology. The proposed PLL with a LC-tank voltage-controlled oscillator (VCO) and a mixed design of current mode logic (CML) and true single phase clock (TSPC) logic in the frequency divider achieves a tuning range from 8.75 GHz to 10.93 GHz and a phase noise of −113.4 dBc per Hertz at an offset...
A TSMC 0.35 um CMOS 2P4M process PLL (phase-locked loop) for ISM band applications is proposed. The PLL, with a crossed-coupled pMOS ring-oscillator VCO, is realized without using any inductor. Measurement results show that at the supply voltage of 3.3 V and the lowest reference frequency of 25 MHz, the locking range is from 1.8 GHz to 3.29 GHz, locking time is less than 3 us and the phase noise is...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.