The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A current-balancing loop is often used in a voltage-mode multiphase interleaved voltage regulator (VR). It serves not only to balance the phase current but also to suppress the beat-frequency phase current oscillation in driving high-frequency dynamic loads such as recent central processing units (CPUs). In this paper, models were developed to predict the control characteristics of both the functions...
High-frequency dynamic load may cause phase current oscillation in multiphase interleaved voltage regulators. A model is presented in this paper to investigate this phenomenon in the recently reported high-gain peak current control (HGPCC) voltage regulators. Based on the analysis, it is concluded that HGPCC scheme suffers from beat-frequency oscillation problems, similarly to conventional peak current...
Adaptive voltage positioning (AVP) has been used in multiphase voltage regulator module (VRM) applications. A novel scheme, called AVP+, is analyzed in this paper. Small signal model is used to look into the control performance issues such as output impedance and stability. The model has been verified in the experiments and simulations. Compared to a conventional AVP schemes, the present scheme provides...
Based on small-signal models, comparisons were made for three commonly-used control schemes for adaptive voltage position for VRM applications. Performances compared include output impedance, control stability, and audio susceptibility. "AVP+" control compares favorably among the three schemes
In this paper, a power loss model of VRMs will first be given. Actual power loss distribution on VRMs will be estimated for various VRM conditions. Comments will be made from the observations of the results and suggestions be made from the point of view of gate driver chip design. Discussion of future improvement possibilities is presented
In an AVP scheme, feedback compensation design is crucial to achieve a desirable constant converter output impedance while maintaining converter stability. The model proposed and the analysis given provides insightful view of the interaction of the two performances. Depending on the relative location of the noise-suppressing compensation pole with respect to the capacitor ESR-zero frequency, the performance...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.