The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper the design of a low power and high performance dynamic circuit using a new CMOS domino logic family called feedthrough logic is presented. The need for faster circuits with low power dissipation has made it common practice to use feedthrogh logic. The proposed circuit for low power improves dynamic power consumption as compared to the existing feedthrough logic and to further improve...
This paper presents a Fryze power theory based three-phase, three-wire Active Power Line Conditioner (APLC) for power quality enhancement. The shunt APLC system is used for harmonics and reactive power compensation due to non-linear loads. The compensation control strategy is proposed on active and non-active power in the time domain based generalized Fryze currents minimization theory. PWM-voltage...
This paper presents a cascaded multilevel Voltage Source Inverter (VSI) based three-phase shunt Active Power Filter (APF). The active filter is applied for power quality enhancement in the distribution grid in terms of harmonic compensation. The compensation method is proposed by sinusoidal extraction controller, which is comprised of positive-sequence voltage detector and instantaneous real-power...
This article explores design and analysis of instantaneous power theory with proportional integral derivative (PID) based Shunt Active Power Line Conditioners (APLC). This APLC compensates the reactive and harmonic currents drawn by the non-linear load besides power factor correction. The objective is to study different control strategies for real time compensation of current harmonics at different...
This article explores the development of FPGA based controller for conventional and cascaded multilevel PWM single phase inverter. The conventional multilevel inverter is constructed by the H-bridge and cascaded multilevel inverter constructed by two full H-bridges. FPGA logic device is chosen for the hardware implementation of control circuit. VHDL language is used to model the inverter switching...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.