The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Compared with the conventional dynamic random access memory (DRAM), emerging non-volatile memory such as the phase change random access memory (PRAM) has better density and energy efficiency. However, it usually suffers shortcomings of high write power/latency and low write endurance. In this paper, we study the task allocation problem on the hybrid main memory with both DRAM and PRAM in order to...
On chip SRAMs including scratchpad memories (SPMs) and caches are widely used in embedded systems to narrow the speed gap between CPU and memory. Memory subsystem acts as both performance and energy bottleneck for many applications in many contemporary embedded systems. While many off-the-shelf embedded processors employ the architecture with hybrid caches and SPMs on-chip memories, many existing...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.