The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A noise-shaped synchronous buck converter using a 3rd-order continuous-time (CT) active-passive sigma-delta modulator (SDM) is presented. Detailed system modeling and loop design methodology for the SDM based DC-DC are discussed. The proposed circuit has been designed with Chartered 0.35 μm CMOS process. The system operates with a clock of 8 MHz. Compared with the traditional PWM mode converter, simulation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.