The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A dynamic current-source control technique in multiple-valued current-mode (MVCM) circuits is proposed for a power-aware pipelined system. An output monitor in each pipeline stage detects that the combinational logic block has completed a computation for a particular piece of input data and its result has been stored into the pipeline register, and generates ldquooperation-completionrdquo signal....
We developed a 10.7 MHz intermediate frequency bandpass discrete-time 4th-order 4-bit DeltaSigma modulator for AM/FM car radio tuners. Using direct feed-forward compensation and double sampling, we have achieved a dynamic range (DR) of 112 dB in the 3 kHz AM bandwidth (BW) and a DR of 94 dB in the 200 kHz FM BW. The modulator occupies 3 mm2 , in 0.15 mum CMOS technology, and draws 63 mA of current.
We developed a 10.7-MHz intermediate frequency (IF) bandpass discrete-time (DT) 4th -order 4-bit ΔΣ modulator for AM/FM car radio tuners. Using direct feed-forward and double sampling, we have achieved a dynamic range (DR) of 112 dB in the 3-kHz AM bandwidth (BW) and a DR of 94 dB in the 200-kHz FM BW. The modulator occupies 3 mm2, in 0.15 μm CMOS technology, and draws 63 mA of current.
A low power consumption 6-bit pipelined analog-to-digital converter for use in a Bluetooth RF transceiver has been developed. The RF transceiver chip was fabricated by using the 0.35-µm BiCMOS process, and the A/D converter is based on CMOS technology for digital logic. To reduce the power consumption of the converter, we used/developed 1) the look-ahead pipeline architecture to shorten the critical...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.