The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new technique is proposed to dramatically reduce the impact of fractional spurs in sigma-delta (ΣΔ) fractional-N synthesisers. The key innovation is the introduction in the bitstream generation process of carefully-chosen set of components at identical offset frequencies and amplitudes and in anti-phase with the principal fractional spurs. These signals are used to modify the ΣΔ noise shaping, so...
Fractional-N frequency synthesizers have long been known to suffer from a set of spurious components, often referred to as fractional spurs, which are usually attributed to the operation of the modulator. This paper presents the investigation and development of several new, advanced techniques to suppress these discrete spurs and offer substantially better performance than existing designs. The proposed...
Fractional- frequency synthesizers have long been known to suffer from a set of spurious components, often referred to as fractional spurs, which are usually attributed to the operation of the modulator. This paper proposes a new phenomenon-based on cross-coupling and sampling of the nonharmonically related signals present in such synthesizers-which is capable of producing a family of spurious components...
This paper presents a fractional-N frequency synthesiser architecture capable of achieving low output phase noise and fast switching simultaneously. The proposed synthesiser is based on a high frequency FPGA implementation of stored-sequence sigma-delta noise shaping, replacing the conventional CMOS component. The synthesiser has a -105 dBc/Hz low in-band phase noise at 2 KHz offset, and it can complete...
This paper presents three high performance sigma-delta modulators (SDMs) including a single stage third order modulator and two MASH modulators. The SDMs are successfully implemented by FPGA. Both simulated and measured results are presented and compared discussed. By employing the proposed techniques, the fractional-N frequency synthesiser presented a tonal-free spectrum without the affections of...
This paper presents the design strategies for reducing noise-coupling effects in fractional-N frequency synthesisers. The analytic model used in earlier investigation of noise-coupling effects is extended. Design strategies are deprived based on this model and examined with a GSM 900 base station synthesiser model
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.