The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Modern cloud-based applications are becoming more communication-intensive, posing a challenge for data centers to supply sufficient bandwidth. Current data centers are not optimized for such cloud-based software services. In practice, due to the variability of traffic load, data centers may suffer from lower throughput, as well as higher latency, dramatically reducing quality of service (QoS). This...
To improve the reading and writing speed of NAND flash array with multi-channel and multi-way, and to obtain the highest available bandwidth, an approach is presented in this paper. One mechanism of high efficiency bus accessing timing scheme based on interleaving is introduced into the approach. In pursuance of this timing, flash controllers are able to make every plane in the flash array to be active...
With the growing popularity of 3G-powered devices and their serious energy consumption problem, there are growing demands on energy-efficient data transmission strategies for various embedded systems. Different from the past work in energy-efficient real-time task scheduling, we explore strategies to maximize the amount of data transmitted by a 3G module under a given battery capacity. In particular,...
The single analog filter (SAF) hybrid filter bank (HFB) ADC is presented in this paper. Base on SAF architecture, a calibration model is derived to integrate the analog filter's realization errors and channel mismatches errors. A two-channel SAF HFB ADC with 12-bit resolution and 200MHz sampling rate is implemented. The experimental results show that the average spurious-free dynamic range (SFDR)...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.