The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 30-GHz band power amplifier (PA) IC is designed, fabricated and fully tested in 120-nm SiGe HBT process. The impedances of the output matching network are optimized at both the fundamental and second harmonic for a high power added efficiency (PAE). At a supply voltage of 1.4 V, the PA IC has exhibited a measured output P1dB of 10.8 dBm, a peak PAE of 32.4%, and a small-signal gain of 9.1 dB at...
A novel 2.2-GHz-band ultra-low-voltage Class-C PMOS VCO IC with negative reference and amplitude feedback loop is proposed. The negative reference initially adapts a sufficient bias for the LC-VCO circuit to ensure a robust oscillation start-up. The feedback loop then adaptively controls the bias condition of LC-VCO for Class-C operation in steady-state. The reliability of the feedback loop is enhanced...
A novel 2.4 GHz-band 0.5-V Class-C PMOS VCO IC with an amplitude feedback loop is proposed. The amplitude feedback loop circuit consists of a detector, an invertor and a bias control circuit. The feedback loop automatically changes the bias of LC-VCO and shifts the oscillation mode from initial Class-AB to Class-C in steady-state. The Class-C VCO IC is designed, fabricated and fully evaluated in 180-nm...
In this paper, a 2.5-GHz band fully integrated high efficiency CMOS power amplifier IC with third harmonic termination technique for low supply voltage was designed, fabricated and fully evaluated in 0.18-µm CMOS technology. Since the proposed third harmonic termination technique effectively increases the PAE by reducing the rms drain current, the total dc power consumption is diminished. To control...
This paper presents a sub-harmonic mixer IC design for W-band automotive radar applications in 130-nm SiGe BiCMOS technology. The mixer makes use of a Common Emitter Common Collector Transistor Pair (CECCTP) structure mixer core with a Marchand balun for the W-band on-wafer measurement. The balun achieves a measured amplitude imbalanced of less than 0.9 dB and a phase imbalance of less than 2.5 degrees...
In this paper, we report and demonstrate a divide-by −4.5 injection-locked fractional frequency divider using hybrid integrated circuits (PCB process). The presented frequency divider operates at a fundamental frequency of f0 = 2 GHz, and achieves an operation range of 187 MHz under a sweeping input frequency fin around 9 GHz. At a supply current of 5.8 mA, the DC power dissipation is 5.3 mW. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.