The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 13MHz input, 480MHz output Fractional Phase Lock Loop (PLL), having 1MHz bandwidth, is presented here. To handle the non-integer feedback divider ratio (480/13), a novel approach is chosen. A Delay Lock Loop (DLL) is used to generate 13 phases of the 480MHz VCO clock; one of these phases is multiplexed to an integer mode feedback divider; every reference cycle the multiplexer shifts to the adjacent...
A high accuracy, ring-oscillator based Digital Phase Lock Loop (DPLL), suitable for USB2.0 application, is presented here. The Digitally Controlled Oscillator (DCO) of the DPLL consists of a current mode Digital to Analog Converter (DAC) combined with a Current Controlled Oscillator (ICO). Sigma-Delta (SigmaDelta) dithering is used on the DAC for improved frequency accuracy. To reduce noise due to...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.