The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
a low-power all-digital PLL (ADPLL) is proposed for the 2.4G wireless communication applications. A new scheme is proposed for noise reduction of the quantization noise that is caused by the metastability between reference clock and the DCO output clock (CKV). The ADPLL is designed and fabricated in 0.65µm CMOS process, the whole digital block area is 0.065 mm2(include TDC).
This paper presents a self-resetting repeater based energy-efficient transceiver for a 28 nm 8×8 core NoC. The proposed transceiver operates error free up to a data rate of 5.1 Gb/s with an energy efficiency of 60.3 fJ/b/mm and latency of 98 ps/mm over 16 mm link with repeaters at every 1 mm. Owing to proposed circuit schemes including variable delay, pulse amplitude control and dual-edge demodulator...
This paper reports the first fully integrated transmitter designed in an 180nm BCD process for light-emitting diode (LED) based visible light communication (VLC) and positioning (VLP) systems. The transmitter consists of Manchester coder, precision voltage and current reference, multistage Cherry-Hooper amplifier, PLL, filter and LED driver. A feed-forward equalizer is used to boost the LED bandwidth...
Time synchronization is critical in distributed network system. A variety of network protocols, middleware and business applications rely on proper time synchronization across the computational infrastructure and depend on the clock accuracy. The “Network Time Protocol” (NTP) is the current widely accepted standard for synchronizing clocks over the Internet. In order to reduce access frequency to...
This system designed IC RF card lab management system on the basis of microprocessor AT89C52 which was produced by Atmel company. This text introduced the influence of hardware environment to IC RF reading and writing system, analysed and designed the whole IC RF card read-write equipment from the angle of security, confidentiality and stability of the system.
Time synchronization is one of core technologies in distributed systems and communication fields. The "Network Time Protocol" (NTP) is the current widely accepted standard for synchronizing clocks over the Internet. NTP uses a hierarchical scheme in order to synchronize the clocks in the network. It mainly adopts a phase-locked loop technique to adjust the local clock. This paper develops...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.