The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This work focuses on the high performance computation utility and versatility of Field Programmable Gate Arrays (FPGAs). Digital Logic Designs make available the foundation for multifarious electronic designs. These complex designs have electrical aspects as well as computational aspects like power, current, logical functions, protocols and inputs from user. In this paper, Spartan 3E FPGA is used...
The focus of this paper is the exploration of the technologies related to generation of digital signals which can be used for voltage control applications. Three distinct methods have been described. The first one concerns with coding Pulse Width Modulation (PWM) and Sinusoidal PWM (SPWM) signals in Verilog and obtaining the output on a Field Programmable Gate Array (FPGA). The second technique relates...
JPEG2000 image compression system consists of two main algorithms namely, discrete wavelet transform (DWT) and embedded block coding with optimized truncation (EBCOT). These algorithms are compute intensive and require efficient VLSI implementation for real time applications. Bit plane coder (BPC) and MQ coder are the two cores of the EBCOT algorithm. All processes to be executed by the MQ coder are...
In HW/SW co-simulation based logic verification systems, the design under test (DUT) is executed on an FPGA based emulator and the behavioral testbench written in some high level language like C or HDL is run on a SW simulator or a general purpose CPU. In such systems it is essential to reduce the communication between SW and HW sides to enhance overall verification speed. Therefore it is of significant...
Reconfigurable Computing has been evolving as a new platform for satisfying the simultaneous demand for application performance and flexibility placed over the present day DSP market. Since signal processing algorithms place significant demand on the processing power of the underlying platform, high performance reconfigurable architectures promise to be very efficient. The performance of traditional...
Targetless logic emulation refers to a verification system in which there are no external hardware targets interfacing with the emulator. In such systems input stimuli to the DUT come either from a user provided vector file or a HDL testbench running on a software simulator and the DUT runs on hardware based logic emulator. Many users use such targetless environment for automated long running verification...
In this paper, we present co-processor selection problem for minimum energy consumption in hw/sw co-design on FPGAs with dual power mode. We provide theoretical analysis for the problem under no constraint, resource constraint, and timing constraint. We prove that the complexity of the problem in each case is NP-Hard and we provide a generalized ILP formulation. We compared the result of our approach...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.