The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This study investigates the design issues of a phase-locked loop (PLL)-based point-to-point (P2P) high-speed interface with periodically embedded clock encoding (PECE). Interfaces of this type are the mainstream serial links for 4K2K or higher resolution applications in the display industry. Early works mainly focus on delay-locked loop (DLL)-based or Hogge-type CDR implementation, while this work...
AWG channel bandwidth dependent BER power penalty of 8 dB is demonstrated for the 1.25 Gbit/s DWDM-PON systems with channel spacing of 50 and 200 GHz using ASE injection-locked reflective SOA with 1% front-facet reflectance.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.