The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Intensive research in the networking domain addresses content- and context-aware features for the Future Internet. Thus, being able to manipulate data flows and to adapt those to given constraints with a minimum resource involvement is a hot topic. On top of this topic, video manipulation is the challenge to undertake in order to optimize resource-consuming processes. However, developing heterogeneous...
Upgradeability and interoperability are main concerns of Software Defined Radio (SDR). But in the case of military applications, security is also a relevant aspect of SDR. The Secure Software Communication Architecture (SSCA) is a standardized solution to secure SDR. This architecture needs a cryptographic processor for security purposes. However, currently available SSCA compliant ASIC-based cryptoprocessors...
High-level synthesis (HLS) currently seems to be an interesting process to reduce the design time substantially. HLS tools actually map algorithms to architectures. While such tools were developed targeting ASIC technologies, HLS currently draws wide interest for FPGA designers. However with most of HLS techniques, traditional resource sharing models are very inaccurate for FPGAs: for example, multiplexers...
This paper presents an efficient design of a decimation filter for a continuous-time (CT) complex lowpass SigmaDelta modulator in multi-standard receiver. The proposed architecture fulfills the requirements of three standards: Wi-max, UMTS and GSM. The optimization of the proposed decimation structure leads to two implementation architectures which are optimized in different ways: area (in terms of...
This study was initiated in the frame of the 2-stage, 32-demultiplexed input digital filter of the large correlator system of the ALMA (Atacama Large Millimeter Array) interferometer project. The main goal of this work was to reduce the power consumption of the implemented architecture in large FPGAs by optimizing the amount of logic elements. A modified structure of the CIC (cascaded integrator comb)...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.