The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper an improved LED (Light emitting diode) packaging structure was proposed, which is based on COB (Chip On Board) technology. This research mainly analyzed the thermal reliability of a 4×4 square LED die array with COB technology during temperature load. Simple intuitive for observation, two specific red glue curing profiles were compared with different curing temperature, curing time,...
The root causes of the high voltage (HV) LDMOS (Fig. 2) failed at the low voltage electrostatic-discharge (ESD) zap is found. One is caused by the bulk layout and one is caused by the intrinsic characteristic of the device. From the findings, a new structure is proposed to eliminate the root causes without sacrificing the IV characteristics and dimension of the device.
We present a new ETSOI CMOS integration scheme. The new process flow incorporates all benefits from our previous unipolar work. Only a single mask level is required to form raised source/drain (RSD) and extensions for both NFET and PFET. Another new feature of this work is the incorporation of two strain techniques to boost performance, (1) Si:C RSD for NFET and SiGe RSD for PFET, and (2) enhanced...
In Flip Chip package, the curing process of the underfill polymer will induce extra residual stress and strain fields. For simplicity reasons, in thermo-mechanical analyses, the curing induced stress state was usually neglected by assuming a so-called ldquostress-freerdquo temperature. However, such simplification is not verified, in particular for advanced IC chips such as copper-low-k interconnects,...
With the development trend of microelectronic system with small size, high speed, high frequency and high density, passive and active components are directly embedded into a core or high-density-interconnect layers. This System-in-Package (SiP) technology could shorten interconnection between the die and substrate and reduce the inductance and noise interference. However, there are many electrical...
Thermosetting polymers are widely used in electronic packaging. For instance, epoxy molding compound is extensively used as an encapsulant for electronic packages to protect the IC chips from mechanical and chemical hazards. It is well known that molding compounds show not only strong temperature dependent but also time dependent behavior. The thermo-mechanical behavior of these polymer constituents...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.