The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We have developed a circuit design which uses heterogeneous pipelines and latches to maximize hidable clock skew and jitter. With it, the hidable portion of the sum of clock skew and jitter is as large as a fourth of cycle time. In 0.15-µm CMOS LSIs of 500-MHz and 1- GHz based on our new design, performance was, respectively, 22% and 66% better than that of similar FF-based LSIs. We have also developed...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.